Silicon Technology

The Invention of Transistor (1947)



nietal base

Santa Clara County (Chemical Heritage Foundation).

The Invention of the Integrated Circuits (1958) (Jack Kilby & Robert Noyce)



The First Integrated Circuits



Bipolar logic 1960's

ECL 3-input Gate Motorola 1966



The Discovery of Piezoresistive Effect (1954)

- Discovered by C.S. Smith
- The piezoresistive effect of semiconductor can be several magnitudes larger than that in metals.
- Many MEMS devices such as strain gauges, pressure sensors, and accelerometers utilize the piezoresistive effect in silicon.





An Example of a Piezoresistive Pressure Sensor [MTTC Pressure Sensor]

Sandia National Laboratory

Chemical Vapor Depositions for MEMS

Nang Tran (Univ. of Minnesota, USA)

- Part 1: What is MEMS technology?
- Part 2: Chemical vapor deposition techniques (CVD) for MEMS

CVD Plays a Pivotal Role both in VLSI and MEMS

VLSI

- 1. Focus on electrons
- 2. No moving part
- 3. Two dimensional
- 4. Electrical systems
- 5. Si, Ge, dielectrics used
- 6. IC isolated from surroundings

MEMS

- 1. Focus on mass
- 2. Various moving parts: micro gears, valves, pumps
- 3. Three dimensional structures
- 4. Electric, mechanical, chemical, biological systems
- 5. Si, oxides, polymers, plastics used
- 6. Interaction with environment

First wave: Only a couple of companies can afford the next technology evolutions

IC + MEMS =



THE SECOND WAVE: RE-USE OF SEMICONDUCTOR PROCESS TO MAKE NON IC DEVICES IS CREATING TOTALLY NEW OPPORTUNITIES.

What is MEMS Technology?

Introduction to MEMS
 Common materials in MEMS
 Etching
 Surface micromachining
 Bulk micromachining
 Molding

Feynman's Dream

1959: Richard Feynman dreamed big (Oops, small)

- Richard Feyman offered a prize to challenge those who could build a motor of only 1/64 inch cube (1959).
- Bill McLellan successfully built a 2000 rpm motor, 250 μg, 13 parts by hands with tweezers and a microscope (1960).

"There is plenty of room at the bottom"





Polysilicon as a Mechanical Material (The first rotary drive motors, 1988)

- Invented by Dr. Muller and Dr. Howe of UC Berkeley
- Established sacrificial etching process using : (i) polysilicon as a mechanical structure material and (ii) oxide as a sacrificial material.







First Rotary Electrostatic Side Drive Motor [Richard Muller, UC Berkeley]

The Dream Has Become a Reality

Microsensors: pressure, position, speed, acceleration, temperature, flow and various optical, chemical, environmental, and biological variables.

Microstructures: microscopic lenses, mirrors, nozzles, gears and beams.

Components of MEMS



Y.C. Chen (TFIT)

Microelectronics: ink-jet printing heads, magnetic heads, compact disks, medical applications, automotive components, chemical and environmental applications

Microactuators:

valves, switches, pumps, rotational and linear motors.

MEMS Market Can Reach \$22B in 2020 (FromYole Development)



Digital Micro-mirror Device (Larry Hornbeck, TI, 1994)

- Array of up to 1.3 million mirrors
- Each mirror is 16 µm on a side with a pitch of 17 µm
- Resolutions : 800x600 pixels and 1,280x 1,024 pixels
- Mirror is moved by 24V applied
- Projection system consists of DMD, electronic light source and projection optics
- 16 µs switching time.



Mirror Address

Electrode

Yoke

Yoke Landing

Tip

Bias/Reset

Yoke Address

Electrodes

Bus

DMD Pixel (transparent mirror, rotated)

to CMOS



From "An Introduction to Microelectromechanical Systems Engineering" by Nadim Maluf

DMD Process Flow (Wagner/Meyners)

#6





device without mirror



post-processing on CMOS wafers \Rightarrow all process steps at T < 400°C

What is MEMS Technology?

- **1. Introduction to MEMS**
- 2. Common materials in MEMS
- 3. Etching
- 4. Surface micromachining
- 5. Bulk micromachining
- 6. Molding

Silicon is the most widely used substrate for MEMS

Single crystal silicon – SCS

- Anisotropic crystal
- Semiconductor, great heat conductor
- Polycrystalline silicon polysilicon
 - Mostly isotropic material
 - Semiconductor
- \succ Silicon dioxide SiO₂
 - Excellent thermal and electrical insulator
 - Mask in etching of silicon substrates
 - Sacrificial layer
- Silicon nitride Si₃N₄
 - Excellent electrical insulator
 - Ion-implantation masks and barrier to diffusion.
- Aluminum Al
 - Metal excellent thermal and electrical conductor

Thermal conductivity

At 300K (W/m K)
156
1.9
1.4
178
236
300

Metal	ρ (10- ⁴ Ω×cm)	Applications	
Ag	1.58	Electrochemistry	
AI	2.7	2.7 Elect interconnects Optical reflection	
Au	2.4	High T elect interconnect Optical refl IR electrochemistry	
Cr, Ti, TiW	12.9, 42, 75-200	Intermediate adhesion layer	
Cu	1.7	Elect interconnects	
ITO	300-3000	Transparent interconnects	
Ir, Pt	5.1, 10.6	Electrochemistry Bio-potential sensors	
W	5.5	High T elect interconnects	

Electrical resistivity

Thermal Expansion

Material	At 300K (10 ⁻⁶ /°C)
Si (SCS)	2.616
Si ₃ N ₄	2.8
SiO ₂	0.4-0.55
W	4.5
Al	25

Yael Hanein

Why Silicon?

- Well understood and controllable electrical properties
- Availability of existing design tools
- Economical to produce single crystal substrates
- Desirable mechanical Properties:
 - High melting point. (1400 °C)
 - Small thermal expansion coefficient, 10 times smaller than Al
 - High Young's modulus (same as steel ~ 2 x 105MPa)
 - Light as aluminum (density ~ 2.3 g/cm3)
 - No mechanical hysteresis(Good candidate for sensors and actuators)
- Crystalline orientation is important in MEMS fabrication processes
- Integration with electronics on same substrate

Multi-User MEMS Process (MUMPs)

- Standardized building blocks for MEMS processing and MEMS components.
- * MUMPs is a well-established, commercial program that provides customers with cost-effective access to MEMS prototyping and a smooth transition into volume manufacturing.
- **WUMPs is part of MEMSCAP's complete manufacturing offer, ranging from prototyping to mass production.**
- MUMPs was first offered by MCNC in 1992. Cronos was spun –off from MCNC in 1999 to provide MUMPs



PolyMUMPs Process

Features:

- Structural material: Polysilicon
- Sacrificial layer: Deposited oxide (PSG)
- Electrical isolation: silicon nitride
- 3 polysilicon layers



MUMPs (1993, MCNC) Microelectronics Center of North Carolina



A gear train on a moving platform. <u>SUMMIT</u> IV (1998) <u>Sandia National Laboratory</u>)

http://www.memscap.com/memsrus/crmumps.html

PolyMUMPs Process Flow



 A blanket 2.0 µm layer of undoped polysilicon is deposited by LPCVD followed by the deposition of 200 nm PSG and a 1050° C/1 hour anneal. The anneal serves to both dope the polysilicon and reduce its residual stress.

- The fourth mask (POLY1) is lithographically patterned. The PSG is first etched to create a hard mask and then Poly 1 is etched by RIE.
 After the etch is completed, the photoresist and PSG hard mask are removed.
- The Second Oxide layer, 0.75 µm of PSG, is deposited on the wafer. This layer is patterned twice to allow contact to both Poly 1 and substrate layers.
- The fifth mask (POLY1_POLY2_VIA) is lithographically patterned.
- The unwanted Second Oxide is RIE etched, stopping on Poly 1, and the photoresist is stripped.
- The sixth mask (ANCHOR2) is lithographically patterned.
- Second and First Oxides are RIE etched, stopping on either Nitride or Poly 0, and photoresist is stripped.
- The ANCHOR2 level provides openings for Poly 2 to contact with Nitride or Poly 0.

H.Xie & http://www.memscap.com/memsrus/svcsrules.html

PolyMUMPs Process Flow (cont'd)

- The sixth mask (ANCHOR2) is lithographically patterned.
- Second and First Oxides are RIE etched, stopping on either Ntride or Poly 0, and photoresist is stripped.
- The ANCHOR2 level provides openings for Poly 2 to contact with Nitride or Poly 0.

 A 1.5 µm un-doped polysilicon layer is deposited followed by a 200 nm PSG hardmask layer. The wafers are annealed at 1050°C for one hour to dope the polysilicon and reduce residual stress.









- The seventh mask (POLY2) is ithographically patterned.
- The PSG hard mask and Poly 2 layers are RIE etched and the photoresist and hard mask are removed.
- All mechanical structures have now been fabricated. The remaining steps are to deposit the metal layer and remove the sacrificial oxides
- The eighth mask (METAL) is patterned. The metal (gold with a thin adhesion layer) is deposited by lift-off patterning.
- The photoresist and unwanted metal (atop the hotoresist) are then removed in a solvent bath.
- The process is now complete and the wafers can be coated with a protective layer of photoresist and dioed. The chips are sorted and shipped.
- The structures are released by immersing the chips in a 49% HF solution.
- . The Poly 1 "rotor" can be seen around the fixed Poly 2 hub.
- The stacks of Poly 1, Poly 2 and Metal on the sides represent the stators used to drive the motor electrostatically.



http://www.memscap.com/memsrus/svcsrules.html

What is MEMS Technology?

Introduction to MEMS
 Common materials in MEMS
 Etching
 Surface micromachining
 Bulk micromachining
 Molding

General Procedure for Photolithography





Orientation of Silicon Wafer



Ideal Etching Process

isotropic

Wet Etching Problems



After Isotropic Etch

Directionality of Etching



Isotropic Wet Etching Poly- Etch & Buffered-Oxide-Etch

(1) Poly-etch HNA: HF/HNO3/HC2H3O2

HNO3 $(aq) + Si(s) + 6HF (aq) \rightarrow H2SiF6 (aq) + HNO2 (aq) + H2O (l) + H2 (g)$

- Etch rate: 4-20 µm/min
- Etch masks: Si₃N₄ and SiO₂
- SiO₂ fairly attacked (30- 70 nm/sec)
- Agitation speeds up process
- Slows down in light doping (10¹⁷ cm⁻³ n/p)





ISOTROPIC WET ETCHING: NO AGITATION



The etching process actually occurs in several steps.

First step, nitric acid oxidizes the silicon

HNO3 (aq) + H2O (l) + Si (s) -> SiO2 (s) + HNO2 (aq) + H2 (g)

In the second step, the newly formed silicon dioxide is etched by the hydrofluoric acid.

SiO2 (s) + 6HF (aq) -> H2SiF6 (aq) + 2 H2O (l)

(2) BOE (Buffered Oxide Etch): HF/NH4F/H2O

Used in isotropic etching of silicon dioxide and glass

Jack W Judy, "Microelectromechanicalsystem (MEMS): fabrication, design and application," Smart Materials And Structures, IEEE Review Paper.November 2001.

Selectivity and Undercutting

Selectivity

- Etch rate of one material compared to another.
- Etch rate of one direction compared to another.











Estimate of etch depth depth $\approx (D-d)/2$

Resulting undercutting can be used to create suspended structures!

The Lower Reaction Rate For The (111) Planes



The lower reaction rate for the (111) planes is caused by the <u>larger</u> activation energy required to break bonds behind the etch plane. This is due to the larger bond density of silicon atoms behind the (111) plane.



Anisotropic Wet Etching



- > Masks:
 - SiO₂ : for short period
 - Si_xN_x : Excellent
 - Heavily doped P++ silicon ; etch stop



Etchant	Temperature(°C)	Etch rate(μm/hr)		
		Si (100)	Si(110)	Si(111)
кон	75	25-42	39-66	0.5
EDP	110	51	57	1.25
NH₄OH	75	24	8	1

ANISOTROPIC WET ETCHING: (100) SURFACE



ANISOTROPIC WET ETCHING: (110) SURFACE



TMAH: (100) 0.5-1.5 µm/min

KOH etching smoother than EDP and NH4OH

T. A. Kovacs, Nadiml. Maluf, Gregory And Kurt E. Petersen, "Bulk Micromachining of Silicon," IEEEReview Paper, August 1998.

Anisotropic Etching

- The etch proceeds in the <100> direction, which is the vertical direction in (100) oriented substrate.
- The V-shaped trench is a result of the self-limits on four equivalent but intersecting {111} planes.





Lift-off Technique in Microfabrication

- To pattern metals such as platinum on a substrate for use in certain chemical sensors
- Process: (1) resist is applied to substrate and structured by lithography, (2) platinum is deposited, (3) resist is removed, lifting Pt but leaving desired Pt microstructure







Lift-off Techniques



Lift-Off Techniques. Single Layer Resist & Substrate Etch (Lynn Fuller)



Dry Etching

Advantages

- Eliminates handling of dangerous acids and solvents
- Use small amount of chemicals
- Directional etching, less dependent on the crystal orientation of Si
- Good transfer of patterns
- High resolution and cleaniness
- Less undercutting
- No unintentional prolongation of etching
- Better process control
- Ease of automation

Disadvantages

- Some gases are toxic and corrosive
- Re-deposition of non-volatile compounds
- Needs for specialized
 equipment
Anisotropic etching

- Sputter etching: belongs to plasma etching category. Similar principle to sputtering but the substrate is now subjected to ion bombardment.
- Chemical (vapor phase etching): the material is dissolved at the surface in a chemical reaction with the gas molecules.
- RIE:under RF, the gas molecules break into ions; and the ions accelerate and react the the surface of the material to be etched
- DRIE: the balance of chemical and physical etching to give vertical shapes.



Types of Dry Etching

✓ Non-plasma based: spontaneous reaction of appropriate reactive gas mixture.

(i) Typically fluorine-containing gases, such as xeron difluoride XeF_2 and interhalogen BrF_3 and CIF_3 ; (ii) High selectivity to masking layers; (iii) no plasma processing equipment is required; (iv) controlled by temperatures and pressure of reactants.

✓ **Plasma based:** *RF power to drive chemical reaction.*

Xenon Difluoride (XeF₂) Etching

- Isotropic etching of Si
- High selectivity for Al, SiO₂, Si₃N₄, PR, PSG
- $2XeF_2 + Si \rightarrow 2Xe + SiF_4$
- Typical etch rates of 1 to 3 µm/min
- Heat is generated during exothermic reaction
- XeF₂ reacts with water (or vapor) to form HF
 - Interhalogen (BrF₃ & CIF₃) Etching
- Nearly isotropic profile
- Gases react with Si to form SiF₄
- Surface roughness: ~40 to 150 nm
- Masks: SiO₂, Si₃N₄, PR, Al, Cu, Au, and Ni





XeF₂ etching (stiction free release)

Alex Mintz

Deep reactive ion etching (DRIE, Bosch, 1994)

- Etch depths of hundreds of microns. Etching with SF4 (5-15s) and depositing with C4F8 (5-15s)
- Two different gas compositions are alternated in the reactor.
- The first gas creates a polymer on the surface of the substrate; and the second gas etches the substrate.
- The polymer is immediately sputtered away, but only on the horizontal surfaces, not the sidewalls.
- The polymer dissolves slowly in the chemical part of the etching and is built up on the sidewalls.



Bosch process: sidewall roughness



Sidewall roughness at the top of a deep anisotropic etching of Si (Bosch process on A601E) as a function of pulse duration: (a) SF6/C4F8 = 7s/2s (b) SF6/C4F8 = 3s/1s.

C. Hibert, EPFL-CMI

CMI-Comlab revue, june 4th, 2002

What is MEMS Technology?

- **1. Introduction to MEMS**
- **2. Common materials in MEMS**
- 3. Etching
- 4. Surface micromachining
- 5. Bulk micromachining
- 6. Molding

Surface Micromachining



Polysilicon and Oxide for MEMS (A combination of sacrificial and structural layers)





Surface Micromachining



Y.C. Chen (TFIT)

Fabrication of a Hinge

- 1. A 2 μm layer of phosphorsilicate glass PSG spacer is deposited onto the substrate.
- 2. A 2 µm layer of polysilicon (poly 1 in step1) is deposited on PSG, patterned and dry etched to form the desired streuture, including the hinge pins.
- 3. A second layer of sacrificial/space PSG (0.5 $\mu m)$ is deposited (step 2)
- 4. The connection locations are selectively etched through both PSG layers (step 3).
- 5. A seond polysilicon (poly 2 in step 4) is deposited, patterned, and etched to form a staple for the hinge.
- 6. The sacrificial layers of PSG are then removed by wet etching. And the hinge can rotate





Detail of the micromirror hinge (Sandia National Laboratories)

Fabrication of Microelectromechanical Devices and Systems by Kalpakjian

SCREAM

- > SCREAM: Single-Crystal silicon Reactive Etching And Metallization).
- **Producing 10-50** μ m deep, which is protected by a a layer of silicon oxide.
- > An anisotropic etching removes the oxide only at the bottom of the trench, and the trench is extended through dry etching.
- > An isotropic etching step (using sulfur hexafluoride) laterally etches the exposed sidewalls at the bottom of the trench. The undercut is used to release the structures.



N. Maluf.

SIMPLE

- > SIMPLE: Silicon Micromaching by single step PLasma Etching).
- > One plasma-etching device.
- Chlorine gas-based plasma etching is used to etch p-doped or lightly doped silicon anisotropically, but heavily n-doped silicon isotropically.
- > Thick oxide mask is required since chlorine –based plasma attacks the mask slowly.
- > The isotropic etch rate is low, 50 nm/min.



PMOS Fabrication Process (UCB)





PMOS Fabrication Process (cont'd)



What is MEMS Technology?

- **1. Introduction to MEMS**
- 2. Common materials in MEMS
- 3. Etching
- 4. Surface micromachining
- 5. Bulk micromachining
- 6. Molding

Bulk Micromachining vs Surface Micromachining

Surface Micromachining





Deposit & pattern oxide Deposit & pattern poly





Sacrificial etch

Cantilever

Bulk micro-machining



Surface micro-machining



Bulk Micromachining

- Selectively remove significant
 amount of silicon from wafer
- Oxidation of silicon
- Products physically removed from substrate
- Isotropic and anisotropic
- Large structures can be fabricated
- 3D (V-grooves, channels, pits...)
- Compatible with CMOS technology



(100) Silicon Wafer p+ Silicon Silicon Nitride Film {111 Planes} Through Membrane V-Groove Hole

Bulk micro-machining



Surface micro-machining



Sandia National Laboratory

Bulk Micromachining

- Certain etching solutions, such as potassium hydroxide (KOH), have a very low etching rate in the direction of the (111) crystal face. This permits formation of distinct geometric structures with sharp edges in single-crystal Si.
- Bulk micromachining: relatively deep wet etching process on single-crystal silicon substrate
- Surface micromachining: planar structuring of the substrate surface, using much more shallow etching.
- Several structures that can be formed in single-crystal silicon substrate by: (a) (110) silicon and (b) (100) silicon (See Fig. below).



M.P. <u>Groove</u> : Fundamentals of Modern <u>Manufacturing</u>, 4th Edition, John <u>Wiley</u> & Sons, <u>Inc</u>. 2010.

Bulk Micromachining



Boron doped dissolved wafer process (Michigan) Etch a cavity in a wafer Bond another wafer



Thin down / polish and etch



MIT's wafer bonding process

Bulk Micromachining to Form Thin Membrane

(1) Si substrate is doped with boron, (2) a thick layer of Si is applied on doped layer by epitaxial deposition, (3) both sides are thermally oxidized to form a SiO_2 resist on the surfaces, (4) resist is patterned by lithography, and (5) anisotropic etching removes the Si except in the boron doped layer





M.P. Groove : Fundamentals of Modern Manufacturing, 4th Edition, John Wiley & Sons, Inc. 2010.

What is MEMS Technology?

- **1. Introduction to MEMS**
- **2. Common materials in MEMS**
- 3. Etching
- 4. Surface micromachining
- 5. Bulk micromachining
- 6. Molding

LIGA Process

> A combined processes of X-ray lithography, electrodeposition, and molding. Developed in the early 1990's.

LIGA consists of the following steps: (i) a thick PMMA (polymethyl methacrylate) of hundreds micrometers is deposited on a preimary substrate; (ii) The PMMA is exposed to X-rays and developed; (iii) Metal is electrodeposited onto the primary substrate; (iv) PMMA Is removed, resulting in a freestanding metal structure and (v) plastic is injection molded into the metal structure.



 LIGA stands for the German words : Lithographie (in particular X-ray lithography), Galvanoformung (translated electrodeposition or electroforming), Abformtechnik (plastic molding)

Figure source: J. Bryzek, K. Petersen, and W. McCulley IEEE Spectrum, 1994

IMM Institut fur Mikrotechnik, Mainz, Germany

LIGA Process



Figure source: J. Bryzek, K. Petersen, and W. McCulley IEEE Spectrum, 1994

M.P. Groove : Fundamentals of Modern Manufacturing, 4th Edition, John Wiley & Sons, Inc. 2010.



SLIGA

SLIGA – combining the LIGA process with sacrificial layer technique, therefore movable microstructure is available



Electroplating

M.P. Groove : Fundamentals of Modern <u>Manufacturing</u>, 4th Edition, John <u>Wiley &</u> Sons, Inc. 2010.

HEXSIL

- * HEXIL: combines hexagonal honeycomb structures, silicon micromachining, and thin film deposition.
- A deep trech is first produced in single-crystal silicon by dry etching, followed by shallow wet etching to make the trench walls smoother.
- * The depth of the trench is limited to 100 μm. An oxide layer is deposited onto the silicon, followed by an undoped polysilicon for mold filling and shape definition.
- A doped-silicon layer then follows, providing a resistive portion of the device.
- Electroplated or electroless nickel plating is deposited.



1. Etch deep in silicon wafer



2. Deposit sacrificial oxide



3. Deposit undoped poly



4. Deposit in situ doped poly



5. Blanket-etch planar surface layer to oxide



6. Deposit electroless nickel



7. Lap and polish to oxide layer



- 8. HF etch release and mold ejection
- 9. Go to step 2. Repeat mold cycle

Wafer





- Doped poly
- Electroless nickel



HEXIL- Micro-tweezer



HEXIL- Micro-gripper (Berkeley)

Fabrication of Microelectromechanical Devices and Systems by Kalpakijan

Our MEMS-Related Works

Process of Making CD (Tran et al.)



- polished. <u>Photoresist</u> (spinning) is coated following an adhesive (for example, <u>silane</u> coupling agent). Dropouts were tested with laser. The disc is then stored in an oven for several weeks.
- Photoresist: AZ photoresist iscoated, baked and developed.

Process of Making CD (cont'd)



Actual image of lands and pits on CD (5,000X Magnification)

✓ CD has the following dimension: size of data track (track length is about 3.5 miles) : 0.5 µm wide, 1.6 µm center-to-center from one tract to the next. ✓ Elongated bumps are 0.5 µm wide, a minimum 0.83 µm long and 125 nm high

Injection molding: molten plastic is injected into a mold cavity; the disc is ready for replication. Polycarbonate is used since it has high transparency, dimensional stability, good impact resistance, good processing characteristics, free of impurities.



Schematic of CD, DVD and Blu-ray





Direct X-Rays Digital Radiography (Where large area electronics, medical physics and thin film technology cross)

Issues With Analog X-ray Imaging



Stand and table are for reference

The Challenges

- Improved image quality
- Wider dynamic range
- Reduced exam times
- Image manipulation tools
- Removes film variability
- Eliminates processing
- Minimizes retakes

Digital X-rays Radiography



Going DIGITAL!







About Our Direct X-rays Detector


CMOS Fabrication Process



Oxide deposition as a mask for ion implantation



Pattering of the mask oxide



Ion implantation



Mask patterning / implantation / Mask removal



Contact-pad deposition / patterning



Metal deposition



High Temperature Polycrystalline Thin Film Transistor (N. Tran, 1988)



30.00

Tiling Approach





Our proposed c-Si based tiling approach

About Our c-Si Approach

- Using a proven silicon technology.
- Less development time. Potentially lower cost.
- High performance single crystal Si. Structured phosphor.
- Smaller tiles mean higher yield
- Ease in maintenance: soldering/desoldering
- Crowdedness and low FF due to busses and circuitry (wafer thinning).
- Combining small Si chips without dead space? How to bring out signals from the individual tiles? (circuitry is distributed throughout the array- four-side- buttable tile)





Our Historic Digital X-rays Detector





3M

Figure 3. Photograph of 256 x 256-Pixel Solid State Radiation Detector



About Our Digital X-rays Detector

- Using silicon technology.
- Using bulk micromachining (molding) to make structured phosphor
- Thinning silicon wafer.
- Smaller tiles mean higher yield



Microreplication/ Microstructures (N.Tran et al.)







Different Techniques of Fabricating Structured Phosphors





N. Tran et al.

Pixelized Phosphor Fabrication From Mold (N. Tran et al.)





DR Process Overview (N. Tran et al.)



C-Si - based DR Detectors









X-rays Imaging of Hands

Conventional film-screen technology vs. Direct digital technology



That's All Folks!



Additional Materials

A micro-diaphragm pressure sensor (Sugiyama et al.)



The Mechanical Face of the Silicon Revolution

Marth Logic	Mechanical	First silicon pressure sensor First silicon oscillating resonators	IBM patents silicon micro- nozzles for inkjet printing	Analog Devices commercializes MEMS airbag accelerometers	Texas Instruments demonstrate Digita Projection Display using digital mirrors
1940	1950	1960	1970	1980 1990	2000
Bell lab develops the semiconductor transistor	First Integrated Circuits Planar technology invented	Commercial Integrated Circuits	Micro- processor invented	1.2 million transistors on a chip	5 million transistor on a chip
				50 MHZ processors	2.5 GHZ processors
		64 Bit DRAM	64 Kbit DRAM	4 MB DRAM	512 MB DRAM
		3.0	E		

Mohammad Kilani